CS31: Introduction to Computer Systems

Week 4, Class 2 ISAs and Assembly 02/13/24

Dr. Sukrit Venkatagiri Swarthmore College





Wk	Lecture	Lab	c programming language
1	Intro to C	C Arrays, Sorting	
2	Binary Representation, Arithmetic	Data Rep. & Conversion	compiled
3	Digital Circuits	Circuit Design	
4	ISAs & Assembly Language	"	x86 Assembly
5	Pointers and Memory	Pointers and Assembly	assembled
6	Functions and the Stack	Binary Maze	ussembleu
7	Arrays, Structures & Pointers	"	Binary logic / bits
	Spring Break		
8	Storage and Memory Hierarchy	Game of Life	
9	Caching	0	
10	Operating System, Processing	Strings	CPU / memory
11	Virtual Memory	Unix Shell	
12	Parallel Applications, Threading	0	
13	Threading	pthreads Game of Life	logic gates, circuits
14	Threading	()	

Overview

- How to directly interact with hardware
- Instruction set architecture (ISA)
 - Interface between programmer and CPU
 - Established instruction format (assembly lang)
- Assembly programming (x86_64)

Abstraction





Compilation Steps (.c to a.out)



Compilation Steps (.c to a.out)



You can see the results of intermediate compilation steps using different gcc flags

executable binary

Executable code (a.out)

Assembly Code

Human-readable form of CPU instructions

- Almost a 1-to-1 mapping to hardware instructions (Machine Code)
- Hides some details:
 - Registers have names rather than numbers
 - Instructions have names rather than variable-size codes

We're going to use x86_64 assembly

• Can compile C to x86_64 assembly on our system: gcc -S code.c # open code.s in an editor to view

C to Assembly

С

int	<pre>main(void) {</pre>
	long $a = 10;$
	long $b = 20;$
	a = a + b;
	return a;
}	

x86_64 Assembly

push	%rbp
mov	%rsp,%rbp
movq	\$10,-0x10(%rbp)
movq	\$20,-0x8(%rbp)
mov	-0x8(%rbp),%rax
add	%rax,-0x10(%rbp)
mov	-0x10(%rbp),%rax
рор	%rbp
ret	

Compilation Steps (.c to a.out)



Machine Code

Binary (0's and 1's) encoding of instructions

- Opcode bits identify the instruction
- Other bits encode operand(s), where to store the results



 bits fed through different CPU circuitry:



Assembly to Machine Code

x86_	_64	Asse	em	bly	/
------	-----	------	----	-----	---

push	%rbp
mov	%rsp,%rbp
movq	\$10,-0x10(%rbp)
movq	\$20,-0x8(%rbp)
mov	-0x8(%rbp),%rax
add	%rax,-0x10(%rbp)
mov	-0x10(%rbp),%rax
рор	%rbp
ret	

сЗ

Compilation Steps (.c to a.out)



"Why should I learn Assembly?"

- Because I have to...
- You want to understand how computers *work*
- You want to learn how to write **fast** and **efficient** code
- Assembly is scary at first; eventually it will be *scary good*

Instruction Set Architecture (ISA)

- ISA (or simply architecture): Interface between lowest software level and the hardware.
- Defines the language for controlling CPU state:
 - Defines a set of instructions and specifies their machine code format
 - Makes CPU resources (registers, flags) available to the programmer
 - Allows instructions to access main memory (potentially with limitations)
 - Provides control flow mechanisms (instructions to change what executes next)

Instruction Set Architecture (ISA)

• The agreed-upon interface between all software that runs on the machine and the hardware that executes it.

ļ	Applicat	ion / Pro	ogram	Ī		
	Comm	0	perating System			
Compiler		oller	System		Instruction S	Instruction Set
C	PU / Pro	ocessor	I/O syst	em		Architecture
	Dig	ital Circu	lits		-	
	L	ogic Gat	tes			

ISA Examples

- Intel IA-32 (80x86)
- ARM
- MIPS
- PowerPC
- IBM Cell
- Motorola 68k

- Intel x86_64
- Intel IA-64 (Itanium)
- VAX
- SPARC
- Alpha
- IBM 360

How many of these ISAs have you used? (Don't worry if you're not sure. Try to guess based on the types of CPUs/devices you interact with.)

- Intel IA-32 (80x86)
- ARM
- MIPS
- PowerPC
- IBM Cell
- Motorola 68k
 - A. 0B. 1-2C. 3-4

- Intel x86_64
- Intel IA-64 (Itanium)
- VAX
- SPARC
- Alpha
- IBM 360
- D. 5-6 E. 7+

How many of these ISAs have you used? (Don't worry if you're not sure. Try to guess based on the types of CPUs/devices you interact with.)

- Intel IA-32 (80x86) [Intel ~<2010s]
- ARM [Macs ~> 2020, phones, routers, etc.]
- MIPS [routers]
- PowerPC [Macs < 2006]
- IBM Cell [Sony PS3]
- Motorola 68k
 - A. 0B. 1-2C. 3-4

- Intel x86_64 [Intel & AMD today, PS4]
- Intel IA-64 (Itanium)
- VAX
- SPARC
- Alpha
- IBM 360
- D. 5-6
- E. 7+

ISA Characteristics

High-level language ISA Hardware Implementation

- Above ISA: High-level language (C, Python, ...)
 - Hides ISA from users
 - Allows a program to run on any machine (after translation by human and/or compiler)
- Below ISA: Hardware implementing ISA can change (faster, smaller, ...)
 - ISA is like a CPU "family"

ISA Characteristics

High-level language ISA Hardware Implementation

- Above ISA: High-level language (C, Python, ...)
 - Hides ISA from users
 - Allows a program to run on any machine (after translation by human and/or compiler)
- Below ISA: Hardware implementing ISA can change (faster, smaller, ...)
 ISA is like a CPU "family"

Instruction Translation

```
sum.c (High-level C)
long sum(long x, long y) {
   long result;
   result = x + y;
   return result;
}
```

sum.s	(Assembly)
push	%rbp
mov	%rsp,%rbp
mov	%rdi,-0x18(%rbp)
mov	%rsi,-0x20(%rbp)
mov	-0x18(%rbp),%rdx
mov	-0x20(%rbp),%rax
add	%rdx,%rax
mov	%rax,-0x8(%rbp)
mov	-0x8(%rbp),%rax
рор	%rbp
ret	

sum.s from sum.c:
 gcc -S sum.c

- Instructions to set up the stack frame and get argument values
- An add instruction to compute sum
- Instructions to return from function

Instruction Translation

```
sum.c (High-level C)
long sum(long x, long y) {
   long result;
   result = x + y;
   return result;
}
```

a $(\lambda a a a m h l m)$

sum.s	(ASSEMDLY)
push	%rbp
mov	%rsp,%rbp
mov	%rdi,-0x18(%rbp)
mov	%rsi,-0x20(%rbp)
mov	-0x18(%rbp),%rdx
mov	-0x20(%rbp),%rax
add	%rdx,%rax
mov	%rax,-0x8(%rbp)
mov	-0x8(%rbp),%rax
рор	%rbp
ret	

```
sum.s from sum.c:
   gcc -S sum.c
```

- What should these instructions do?
- What is/isn't allowed by hardware?
- How complex should they be?

Example: supporting multiplication



Questions?

Multiplexor: Chooses an input value

<u>Inputs</u>: 2^N data inputs, N signal bits <u>Output</u>: is one of the 2^N input values



- Control signal c, chooses the input for output
 - When c is 1: choose a, when c is 0: choose b

N-Way Multiplexor

Choose one of N inputs, need log₂ N select bits













R-S Latch: Stores Value Q

When R and S are both 1: Maintain a value R and S are never both simultaneously 0



- To write a new value:
 - Set S to 0 momentarily (R stays at 1): to write a 1
 - Set R to 0 momentarily (S stays at 1): to write a 0

Gated D Latch

Controls S-R latch writing, ensures S & R never both O



D: into top NAND, ~D into bottom NAND WE: write-enabled, when set, latch is set to value of D

Latches used in registers (up next) and SRAM (caches, later) Fast, not very dense, expensive

DRAM: capacitor-based:



An N-bit Register

- Fixed-size storage (8-bit, 32-bit, 64-bit, etc.)
- One gated D latch lets us store one bit
 - Connect N of them to the same write-enable wire!







Wk	Lecture	Lab	c programming language
1	Intro to C	C Arrays, Sorting	
2	Binary Representation, Arithmetic	Data Rep. & Conversion	compiled
3	Digital Circuits	Circuit Design	
4	ISAs & Assembly Language	"	x86 Assembly
5	Pointers and Memory	Pointers and Assembly	assembled
6	Functions and the Stack	Binary Maze	ussembleu
7	Arrays, Structures & Pointers	"	Binary logic / bits
	Spring Break		
8	Storage and Memory Hierarchy	Game of Life	
9	Caching	0	
10	Operating System, Processing	Strings	CPU / memory
11	Virtual Memory	Unix Shell	
12	Parallel Applications, Threading	0	
13	Threading	pthreads Game of Life	logic gates, circuits
14	Threading	()	

Compilation Steps (.c to a.out)


Compilation Steps (.c to a.out)



Assembly Code

Human-readable form of CPU instructions

- Almost a 1-to-1 mapping to hardware instructions (Machine Code)
- Hides some details:
 - Registers have names rather than numbers
 - Instructions have names rather than variable-size codes

We're going to use x86_64 assembly

• Can compile C to x86_64 assembly on our system: gcc -S code.c # open code.s in an editor to view

Instruction Set Architecture (ISA)

- ISA (or simply architecture): Interface between lowest software level and the hardware.
- Defines the language for controlling CPU state:
 - Defines a set of instructions and specifies their machine code format
 - Makes CPU resources (registers, flags) available to the programmer
 - Allows instructions to access main memory (potentially with limitations)
 - Provides control flow mechanisms (instructions to change what executes next)

"Why should I learn Assembly?"

- Because I have to...
- You want to understand how computers *work*
- You want to learn how to write **fast** and **efficient** code
- Assembly is scary at first; eventually it will be *scary good*

Instruction Set Architecture (ISA)

• The agreed-upon interface between all software that runs on the machine and the hardware that executes it.

Application / Program						
	Compilor		Operating System			
	Comp	oller	Jotem			Instruction Set
CPU / Processor			I/O syst	I/O system		Architecture
Digital Circuits					-	
	L	ogic Gat	tes			

Intel x86 Family

Intel i386 (1985)

- 12 MHz 40 MHz
- ~300,000 transistors
- Component size: 1.5 μ m



Intel Core i9 9900k (2018)

- ~4,000 MHz
- ~7,000,000,000 transistors
- Component size: 14 nm



Everything in this family uses the same ISA (Same instructions)!

C statement: $A = A^*B$

LOAD B, R2

PROD R1, R2

STORE R2, A

Simple instructions:

Powerful instructions:

LOAD A, R1 MULT B, A

Translation:

Load the values 'A' and 'B' from memory into registers (R1 and R2), compute the product, store the result in memory where 'A' was.

RISC versus CISC (Historically)

- Complex Instruction Set Computing (CISC)
 - Large, rich instruction set
 - More complicated instructions built into hardware
 - Multiple clock cycles per instruction
 - Easier for humans to reason about
- Reduced Instruction Set Computing (RISC)
 - Small, highly optimized set of instructions
 - Memory accesses are specific instructions
 - One instruction per clock cycle
 - Compiler: more work, more potential optimization

So . . . Which System "Won"?

- Most ISAs (after mid/late 1980's) are RISC
- The ubiquitous Intel x86 is CISC Tablets and smartphones (ARM) taking over?
- x86 breaks down CISC assembly into multiple, RISC-like, machine language instructions
- Distinction between RISC and CISC is less clear
 - Some RISC instruction sets have more instructions than some CISC sets

ISA Examples

- Intel IA-32 (CISC)
- ARM (RISC)
- MIPS (RISC)
- PowerPC (RISC)
- IBM Cell (RISC)
- Motorola 68k (CISC)

- Intel x86_64 (CISC)
- Intel IA-64 (Neither, VLIW)
- VAX (CISC)
- SPARC (RISC)
- Alpha (RISC)
- IBM 360 (CISC)

ISA Characteristics

High-level language ISA Hardware Implementation

- Above ISA: High-level language (C, Python, ...)
 - Hides ISA from users
 - Allows a program to run on any machine (after translation by human and/or compiler)
- Below ISA: Hardware implementing ISA can change (faster, smaller, ...)
 - ISA is like a CPU "family"

Recall: Instruction Set Architecture (ISA)

- ISA (or simply architecture): Interface between lowest software level and the hardware.
- Defines the language for controlling CPU state:
 - Defines a set of instructions and specifies their machine code format
 - Makes CPU resources (registers, flags) available to the programmer
 - Allows instructions to access main memory (potentially with limitations)
 - Provides control flow mechanisms (instructions to change what executes next)

Processor State in Registers

- Working memory for currently executing program
 - Temporary data (%rax - %r15)
 - Location of runtime stack (%rbp, %rsp)
 - Address of next instruction to execute (%rip)
 - Status of recent ALU tests
 (CF, ZF, SF, OF)



Component Registers

- Registers starting with "r" are 64-bit registers
- Sometimes, you might only want to store 32 bits (e.g., int variable)
- You can access the lower 32 bits of a register:
 - with a prefix of e rather than r for registers %rax - %rdi (e.g., %eax, %ebx, ..., %esi, %edi)
 - with a suffix of d for registers %r8 - %r15 (e.g., %r8d, %r9d, ..., %r15d)



Assembly Programmer's View of State



Registers:

PC: Program counter (%rip)Condition codes (%EFLAGS)General Purpose (%rax - %r15)

Memory:

- Byte addressable array
- Program code and data
- Execution stack

Types of assembly instructions

- Data movement
 - Move values between registers and memory
 - Examples: mov, movl, movq
- Load: move data from memory to register
- Store: move data from register to memory

The suffix letters specify how many bytes to move (not always necessary, depending on context).

> l -> 32 bits q -> 64 bits

Data Movement

Move values between memory and registers or between two registers.



Types of assembly instructions

• Data movement

- Move values between registers and memory
- Arithmetic
 - Uses ALU to compute a value
 - Examples: add, addl, addq, sub, subl, subq...

Arithmetic

Use ALU to compute a value, store result in register / memory.



Types of assembly instructions

Data movement

- Move values between registers and memory
- Arithmetic
 - Uses ALU to compute a value
- Control
 - Change PC based on ALU condition code state
 - Example: jmp

Control

Change PC based on ALU condition code state.



Types of assembly instructions

- Data movement
 - Move values between registers and memory
- Arithmetic
 - Uses ALU to compute a value
- Control
 - Change PC based on ALU condition code state
- Stack / Function call (We'll cover these in detail later)
 - Shortcut instructions for common operations

Addressing Modes

- Instructions need to be told where to get operands or store results
- Variety of options for how to *address* those locations
- A location might be:
 - A register
 - A location in memory
- In x86_64, an instruction can access *at most* one memory location

Addressing Mode: Register

- Instructions can refer to the name of a register
- Examples:
 - mov %rax, %r15
 (Copy the contents of %rax into %r15 -- overwrites %r15, no change to %rax)
 - add %r9, %rdx (Add the contents of %r9 and %rdx, store the result in %rdx, no change to %r9)

Addressing Mode: Immediate

- Refers to a constant or "literal" value, starts with \$
- Allows programmer to hard-code a number
- Can be either decimal (no prefix) or hexadecimal (0x prefix)
- mov \$10, %rax
 - Put the constant value 10 in register rax.
- add \$0xF, %rdx
 - Add 15 (0xF) to %rdx and store the result in %rdx.

- Accessing memory requires you to specify which address you want.
 - Put the address in a register.
 - Access the register with () around the register's name.

mov (%rcx), %rax

• Use the address in register %rcx to access memory, store result in register %rax

mov (%rcx), %rax

• Use the address in register %rcx to access memory, store result in register %rax

CPU Registers

name	value		
%rax	0		
%rcx	0x1A68		



mov (%rcx), %rax

• Use the address in register %rcx to access memory, store result in register %rax



mov (%rcx), %rax

• Use the address in register %rcx to access memory, store result in register %rax



Addressing Mode: Displacement

- Like memory mode, but with a constant offset
 - Offset is often negative, relative to %rbp

mov -24(%rbp), %rax

• Take the address in %rbp, subtract 24 from it, index into memory and store the result in %rax.

Addressing Mode: Displacement

mov -24(%rbp), %rax

• Take the address in %rbp, subtract 24 from it, index into memory and store the result in %rax.



Addressing Mode: Displacement

mov -24(%rbp), %rax

• Take the address in %rbp, subtract 24 from it, index into memory and store the result in %rax.



Welcome! *Discuss now with your neighbor*:

In the reading, we learned about how Toyota didn't properly protect memory from stack overflow (or properly test its code)— resulting in unintended acceleration of cars.

As future software engineers, how sure would you need to be about the safety of your code before you shipped it?

Announcements

- Lab 3 due Thur 11:59pm
 - Finish **feedback + partner survey before class** on Thursday
 - YOU get to pick your lab partner (**both** have to list each other)
 - Otherwise, randomly assigned
- Lab 4: watch video and complete #1-6 on In-Lab Exercise #5 before lab
- HW grades out
 - Solutions: printed and by my door
- HW 4 due Feb 27th, 11:59pm
- Exam syllabus: first day of class to Feb 29th
- Edstem -> example for how to convert truth table into Boolean expression

Questions?





Wk	Lecture	Lab	С	programming language
1	Intro to C	C Arrays, Sorting		
2	Binary Representation, Arithmetic	Data Rep. & Conversion	compilea	
3	Digital Circuits	Circuit Design	· · · · · · · · · · · · · · · · · · ·	
4	ISAs & Assembly Language	"	x86 Assembly	instruction set architecture
5	Pointers and Memory	Pointers and Assembly	assamble	
6	Functions and the Stack	Binary Maze	ussemble	-u
7	Arrays, Structures & Pointers	"	Binary	logic / bits
	Spring Break			
8	Storage and Memory Hierarchy	Game of Life		
9	Caching	0	•	
10	Operating System, Processing	Strings	CPU / memory	logic / bits
11	Virtual Memory	Unix Shell		
12	Parallel Applications, Threading	0	Ļ	
13	Threading	pthreads Game of Life	logic gates circuits	voltage
14	Threading	0		


Registers:

PC: Program counter (%rip)Condition codes (%EFLAGS)General Purpose (%rax - %r15)

Main Memory:

- Byte addressable array
- Program code and data
- Execution stack



rax: all 8 bytes → movq: all 8 bytes
eax: bytes 0-3 → movl: bytes 0-3
ax: bytes 0-1 → movw: bytes 0-1
al: byte 0 → movb: byte 0

Recall: Assembly Programmer's View





movb: byte 0

al: byte 0



1 byte

(8 bits)

8 bytes

(64 bits)





Recall: Component Registers

- Registers starting with "r" are 64-bit registers
- Sometimes, you might only want to store 32 bits (e.g., int variable)
- You can access the lower 32 bits of a register:
 - with a prefix of e rather than r for registers %rax - %rdi (e.g., %eax, %ebx, ..., %esi, %edi)
 - with a suffix of d for registers %r8 - %r15 (e.g., %r8d, %r9d, ..., %r15d)



Recall: Types of Assembly Instructions

- Data movement
 - Move values between registers and memory
- Arithmetic
 - Uses ALU to compute a value
- Control
 - Change PC based on ALU condition code state
- Stack / Function call (We'll cover these in detail later)
 - Shortcut instructions for common operations

Recall: Addressing Modes

- Instructions need to be told where to get operands or store results. Variety of options for how to *address* those locations
- Four different addressing modes:
 - A register: %rax %r15
 - An **immediate value**: **\$**10 **\$**0x1F **\$**0b000111
 - A location in memory: (%rax)
 - A location in memory with displacement: -16(%rbp)
- In x86_64, an instruction can access *at most* one memory location

What will the state of registers and memory look like after executing these instructions?

- sub \$16,%rsp
- movq \$3, -8(%rbp)
- mov \$10, %rax
- sal \$1, %rax
- add -8(%rbp), %rax
 movq %rax, -16(%rbp)

add \$16, %rsp

				nory
	<u>Registers</u>		Address	Value
Name	Value			
%rax	0		0x1FFF000AD0	0
%rsp	0x1FFF000AE0		0x1FFF000AD8	0
%rbp	0x1FFF000AE0-		0x1FFF000AE0	0x1FFF000AF0
		-		

Momory

- x is stored at rbp-8
- y is stored at rbp-16

What will the state of registers and memory look like after executing these instructions?

sub \$16, %rsp movq \$3, -8(%rbp) mov \$10, %rax sal \$1, %rax add -8(%rbp), %rax movq %rax, -16(%rbp) add \$16, %rsp

x is stored at rbp-8y is stored at rbp-16

	Registers			Memory		
	Name	Value		Address	Value	
	%rax	2		0x1FFF000AD0	3	
Α.	%rsp	0x1FFF000AE0		0x1FFF000AD8	10	
	%rbp	0x1FFF000AE0	┝──►	0x1FFF000AE0	0x1FFF000AF0	
		•				
	<u>Registers</u>			Memory		
	Name	Value		Address	Value	
	%rax	10		0x1FFF000AD0	23	
В.	%rsp	0x1FFF000AE0		0x1FFF000AD8	10	
	%rbp	0x1FFF000AE0	┝──►	0x1FFF000AE0	0x1FFF000AF0	
		•	-		•	
	Registers			Memory		
	Name	Value		Address	Value	
	%rax	23		0x1FFF000AD0	23	
С.	%rsp	0x1FFF000AE0		0x1FFF000AD8	3	
	%rbp	0x1FFF000AE0	┝──►	0x1FFF000AE0	0x1FFF000AF0	

Solution

sub \$16, %rsp
movq \$3, -8(%rbp)
mov \$10, %rax
sal \$1, %rax
add -8(%rbp), %rax
movq %rax, -16(%rbp)
add \$16, %rsp

x is stored at rbp-8y is stored at rbp-16

Subtract 16 from %rsp, %rsp <- 0x...AD0 Move constant 3 to value at 0x...AD8 (x) Move constant 10 to register %rax Shift the value in %rax left by 1 bit Add the value at 0x...AD8 (x) to %rax Store the value in %rax at 0x...AD0 (y) Add 16 to %rsp, %rsp <- 0x...AE0

Registers		Memory	
Name	Value	Address	Value
%rax	23	0x1FFF000AD0	23
%rsp	AE0	0x1FFF000AD8	3
%rbp	AE0	0x1FFF000AE0	0x1FFF000AF0

Assembly Visualization Tool

- The authors of Dive into Systems, including Swarthmore faculty with help from Swarthmore students, have developed a tool to help visualize assembly code execution:
- <u>https://asm.diveintosystems.org</u>
- For this example, use the arithmetic mode.

sub	\$16, %rsp
movq	\$3, -8(%rbp)
mov	\$10, %rax
sal	\$1, %rax
add	-8(%rbp), %rax
movq	%rax, -16(%rbp)
add	\$16, %rsp

Control Flow

- Previous examples focused on:
 - data movement (mov, movq)
 - arithmetic (add, sub, or, neg, sal, etc.)
- Up next: Jumping!

(Changing which instruction we execute next)



Unconditional Jumping / Goto

int main(void) { long a = 10;long b = 20;goto label1; a = a + b;label1: return;

A label is a place you <u>might</u> jump to.

Labels ignored except for goto/jumps.

(Skipped over if encountered)

```
int x = 20;
L1:
    int y = x + 30;
L2:
    printf("%d, %d\n", x, y);
```

Unconditional Jumping / Goto

int main(void) { long a = 10;long b = 20;goto label1; a = a + b;label1: return;

pushq %rbp mov %rsp, %rbp sub \$16, %rsp movq \$10, -16(%ebp) movq \$20, -8(%ebp) jmp label1 movq -8(%rbp), \$rax add \$rax, -16(%rbp) movq -16(%rbp), %rax label1: leave

Unconditional Jumping / Goto

Usage besides goto?

- infinite loop
- break;
- continue;
- functions (handled differently)
- Often, we only want to jump when *something* is true / false
- Need some way to compare values, jump based on comparison results

pushq %rbp mov %rsp, %rbp sub \$16, %rsp movq \$10, -16(%ebp) movq \$20, -8(%ebp) jmp label1 movq -8(%rbp), \$rax add $\frac{16}{\text{rbp}}$ movq -16(%rbp), %rax label1: leave

Condition Codes (or Flags)

- Set in two ways:
 - 1. As "side effects" produced by ALU
 - 2. In response to explicit comparison instructions (e.g., cmp, test)
- x86_64 condition codes tell you:
 - ZF zero flag if the result is zero
 - SF sign flag if the result's first bit is set (negative if signed)
 - CF carry flag if the result overflowed (assuming unsigned) ["carried"]
 - OF overflow flag if the result overflowed (assuming signed)

Processor State in Registers

- Working memory for currently executing program
 - Temporary data (%rax - %r15)
 - Location of runtime stack (%rbp, %rsp)
 - Address of next instruction to execute (%rip)
 - Status of recent ALU tests
 (CF, ZF, SF, OF)



Instructions that set condition codes

- 1. Arithmetic/logic side effects (add, sub, or, etc.)
- 2. CMP and TEST: Does not change state of registers, only condition codes
 - **cmp b**, **a** like computing **a**-**b** without storing result
 - Sets OF if overflow, Sets CF if carry-out, Sets ZF if result zero, Sets SF if results is negative

test b, **a** like computing **a &b** without storing result

Sets ZF if result zero, sets SF if a&b < 0
 OF and CF flags are zero (there is no overflow with &)

Conditional Jumping

• Jump based on which condition codes are set

Jump Instructions: (See book section 7.4.1)

You do not need to memorize these!

	Condition	Description
jmp	1	Unconditional
je	ZF	Equal / Zero
jne	~ZF	Not Equal / Not Zero
js	SF	Negative
jns	~SF	Nonnegative
jg	~ (SF^OF) &~ZF	Greater (Signed)
jge	~ (SF^OF)	Greater or Equal (Signed)
jl	(SF^OF)	Less (Signed)
jle	(SF^OF) ZF	Less or Equal (Signed)
ja	~CF&~ZF	Above (unsigned jg)
jb	CF	Below (unsigned)

Example Scenario

```
long userval;
scanf("%d", &userval);
if (userval == 42) {
  userval += 5;
} else {
  userval -= 10;
}
•••
```

- Suppose user gives us a value via scanf (don't know value in advance)
- We want to check to see if it equals 42
 - If so, add 5
 - If not, subtract 10

Assembly Visualization Demo: Jump

• Try this in **arithmetic** mode:

https://asm.diveintosystems.org

Change the value 3 to 42 to alter the behavior.

```
# Initialize rax
mov $3, %rax
```

```
cmp $42, %rax
je L2
L1:
   sub $10, %rax
   jmp DONE
L2:
   add $5, %rax
DONE:
```

Loops

• We'll look at these in the lab!

Summary

- ISA defines what programmer can do on hardware
 - Which instructions are available
 - How to access state (registers, memory, etc.)
 - This is the architecture's *assembly language*
- In this course, we'll be using x86_64
 - Instructions for:
 - moving data (mov, movl, movq)
 - arithmetic (add, sub, imul, or, sal, etc.)
 - control (jmp, je, jne, etc.)
 - Condition codes for making control decisions
 - If the result is zero (ZF)
 - If the result's first bit is set (negative if signed) (SF)
 - If the result overflowed (assuming unsigned) (CF)
 - If the result overflowed (assuming signed) (OF)

