
# Cache


10/27/16

## The Memory Hierarchy



#### Data Access Time over Years

Over time, gap widens between DRAM, disk, and CPU speeds.



#### Recall

 A cache is a smaller, faster memory, that holds a subset of a larger (slower) memory

 We take advantage of <u>locality</u> to keep data in cache as often as we can!

 When accessing memory, we check cache to see if it has the data we're looking for.

## Why cache misses occur

- Compulsory (cold-start) miss:
  - First time we use data, load it into cache.
- Capacity miss:
  - Cache is too small to store all the data we're using.
- Conflict miss:
  - To bring in new data to the cache, we evicted other data that we're still using.

#### Cache design

#### **Questions:**

- What data should be brought into the cache?
- Where in the cache should it go?
- What data should be evicted from the cache?

#### Goals:

- Maximize hit rate.
- Take advantage of temporal and spatial locality.
- Minimize hardware complexity.

## Caching Terminology

- Block: the size of a single cache data storage unit
  - Data gets transferred into cache in entire blocks (no partial blocks).
  - Lower levels may have larger block sizes.

Block is some # of bytes



• Line: a single cache entry:

(from contiguous mem. addrs)

- data (block) + identifying information + other state
- Hit: the sought data are found in the cache.
  - L1: typically ~95% hit rate
- Miss: the sought data are not found in the cache.
  - Fetch from lower levels.
- Replacement: Moving a value out of a cache to make room for a new value in its place

#### Cache basics

Line	metadata	address info	data block
0			
1			
2			
3			
1021			
1022			
1023			

Each line stores some data, plus information about what memory address the data came from.


Suppose the CPU asks for data, it's not in cache. We need to move in into cache from memory. Where in the cache should it be allowed to go?

A. In exactly one place.

B. In a few places.

C. In most places, but not all.

D. Anywhere in the cache.



- A. In exactly one place. ("Direct-mapped")
  - Every location in memory is directly mapped to one place in the cache. Easy to find data.

- B. In a few places. ("Set associative")
  - A memory location can be mapped to (2, 4, 8) locations in the cache. Middle ground.

C. In most places, but not all.


- D. Anywhere in the cache. ("Fully associative")
  - No restrictions on where memory can be placed in the cache. Fewer conflict misses, more searching.

A larger block size (caching memory in larger chunks) is likely to exhibit...


- A. Better temporal locality
- B. Better spatial locality
- C. Fewer misses (better hit rate)
- D. More misses (worse hit rate)
- E. More than one of the above. (Which?)

#### Block Size Implications

- Small blocks
  - Room for more blocks
  - Fewer conflict misses



- Large blocks
  - Fewer trips to memory
  - Longer transfer time
  - Fewer cold-start misses



#### Trade-offs

There is no single best design for all purposes!

 Common systems question: which point in the design space should we choose?

- Given a particular scenario:
  - Analyze needs
  - Choose design that fits the bill

#### Real CPUs

- Goals: general purpose processing
  - balance needs of many use cases
  - middle of the road: jack of all trades, master of none

- Some associativity
  - 8-way associative (memory in one of eight places)
- Medium size blocks
  - 16 or 32-byte blocks

# What should we use to determine whether or not data is in the cache?

A. The memory address of the data.


B. The value of the data.

C. The size of the data.

D. Some other aspect of the data.


#### Recall: How Memory Read Works

(1) CPU places address A on the memory bus.



#### Recall: How Memory Read Works

- (1) CPU places address A on the memory bus.
- (2) Memory sends back the value



#### Memory Address Tells Us...

 Is the block containing the byte(s) you want already in the cache?

- If not, where should we put that block?
  - Do we need to kick out ("evict") another block?
- Which byte(s) within the block do you want?

#### Memory Addresses

Like everything else: series of bits (32 or 64)

- Keep in mind:
  - N bits gives us 2<sup>N</sup> unique values.


- 32-bit address:
  - 10110001011100101101010001010110

Divide into regions, each with distinct meaning.

#### First Direct-Mapped

One place data can be.

- Example: let's assume some parameters:
  - 1024 cache locations (every block mapped to one)
  - Block size of 8 bytes



#### Cache Metadata

- Valid bit: is the entry valid?
  - If set: data is correct, use it if we 'hit' in cache
  - If <u>not</u> set: ignore 'hits', the data is garbage
- Dirty bit: has the data been written?
  - Used by write-back caches
  - If set, need to update memory before eviction


- Address division:
  - Identify byte in block
    - How many bits?

- Identify which row (line)
  - How many bits?

Line	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4				
			•••	
1020				
1021				
1022				
1023				

- Address division:
  - Identify byte in block
    - How many bits? 3

- Identify which row (line)
  - How many bits? 10



Address division:

, (GG)	0					
Tag (19 bits)	Index (10 bits)	Byte offset (3 bits)	1			
			2			
			3			
	4					
			•••			
Index:	1020					
Which line	1021					
Where could data be?			1022			
			1023			

Line

Data (8 Bytes)

Tag

<ul><li>Address division:</li></ul>			Line	V	D	Tag	Data (8 Bytes)
			0				
Tag (19 bits)	Index (10 bits)	(10 bits) Byte offset (3 bits)					
	4		2				
			3				
			<del></del>				
Index:			1020				
Which line (row) should we check? Where could data be?			1021				
			1022				
			1023				

#### Address division:

lag (19 bits)	index (10 bits)	Byte offset (3 bits)
4217	4	


In parallel, check:

Tag:

Does the cache hold the data we're looking for, or some other block?


Valid bit:

If entry is not valid, don't trust garbage in that line (row).



If tag doesn't match, or line is invalid, it's a miss!

Address division:




Line


Data (8 Bytes)


Tag

Address division:



Byte offset tells us which subset of block to retrieve.





Suppose our addresses are 16 bits long.

- Our cache has 16 entries, block size of 16 bytes
  - 4 bits in address for the index
  - 4 bits in address for byte offset
  - Remaining bits (8): tag

- Let's say we access memory at address:
  - 0110101100110100
- Step 1:
  - Partition address into tag, index, offset

Line	V	D	Tag	Data (16 Bytes)
0				
1				
2				
3				
4				
5				
•••				
15				

- Let's say we access memory at address:
  - 01101011 0011 0100
- Step 1:
  - Partition address into tag, index, offset

Line	V	D	Tag	Data (16 Bytes)
0				
1				
2				
3				
4				
5				
15				

- Let's say we access memory at address:
  - 01101011 <u>0011</u> 0100

- Step 2:
  - Use index to find line (row)
  - 0011 -> 3


Line	V	D	Tag	Data (16 Bytes)
0				
1				
2				
3				
4				
5				
15				

 Let's say we access memory at address:

01101011 <u>0011</u> 0100




- Use index to find line (row)
- 0011 -> 3




5

• • •



### Direct-Mapped Example



### Eviction

- If we don't find what we're looking for (miss), we need to bring in the data from memory.
- Make room by kicking something out.
  - If line to be evicted is dirty, write it to memory first.
- Another important systems distinction:
  - Mechanism: An ability or feature of the system.
     What you can do.
  - Policy: Governs the decisions making for using the mechanism. What you <u>should</u> do.


## Eviction for direct-mapped cache

- Mechanism: overwrite bits in cache line, updating
  - Valid bit
  - Tag
  - Data

- Policy: not many options for direct-mapped
  - Overwrite at the only location it could be!

## Eviction: Direct-Mapped

Address division:



Line

Data (8 Bytes)

Tag

## Eviction: Direct-Mapped

#### Address division:

Tag (19 bits)	Index (10 bits)	Byte offset (3 bits)
3941	1020	

1. Send address to read main memory.

Main Memory

Line	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4				
•••				
1020	1	0	1323	57883
1021				
1022				
1023				

## Eviction: Direct-Mapped


Line

0

Address division:

Tag (19 bits)	Index (10 bits)	Byte offset (3 bits)
3941	1020	

1. Send address to read main memory.



Tag

Data (8 Bytes)

**Main Memory** 

2. Copy data from memory. Update tag.

Suppose we had 8-bit addresses, a cache with 8 lines, and a block size of 4 bytes.

- How many bits would we use for:
  - Tag?
  - Index?
  - Offset?

# How many of these operations change the cache? How many access memory?

Line

0

2

3

4

5

6

Read 01000100	(Value: 5	5)
---------------	-----------	----

Read 11100010 (Value: 17)

Write 01110000 (Value: 7)

Read 10101010 (Value: 12)

Write 01101100 (Value: 2)

A. 1 D. 4

B. 2 E. 5

**C**. 3

V	D	Tag	Data (4 Bytes)
1	0	111	17
1	0	011	9
0	0	101	15
1	1	001	8
1	0	011	4
0	0	111	6
0	0	101	32
1	0	110	3

Read 01000100 (Value: 5)

Read 11100010 (Value: 17)

Write 01110000 (Value: 7)

Read 10101010 (Value: 12)

Write 01101100 (Value: 2)

Line	V	D	Tag	Data (4 Bytes)
0	1	0	111	17
1	1	0	<del>011</del> 010	9 5
2	0	0	101	15
3	1	1	001	8
4	1	0	011	4
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

Read 01000100 (Value: 5)

Read 11100010 (Value: 17)

Write 01110000 (Value: 7)

Read 10101010 (Value: 12)

Write 01101100 (Value: 2)

No change necessary.

Line	V	D	Tag	Data (4 Bytes)
0	1	0	111	17
1	1	0	<del>011</del> 010	9 5
2	0	0	101	15
3	1	1	001	8
4	1	0	011	4
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

Read 01000100 (Value: 5)

Read 11100010 (Value: 17)

Write 01110000 (Value: 7)

Read 10101010 (Value: 12)

Write 01101100 (Value: 2)

Line	V	D	Tag	Data (4 Bytes)
0	1	0	111	17
1	1	0	<del>011</del> 010	9 5
2	0	0	101	15
3	1	1	001	8
4	1	θ 1	011	4 7
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

Read 01000100 (Value: 5)

Read 11100010 (Value: 17)

Write 01110000 (Value: 7)

Read 10101010 (Value: 12)

Write 01101100 (Value: 2)

Note: tag happened to match, but line was invalid.

Line	V	D	Tag	Data (4 Bytes)
0	1	0	111	17
1	1	0	<del>011</del> 010	<del>9</del> 5
2	θ 1	0	<del>101</del> 101	<del>15</del> 12
3	1	1	001	8
4	1	<del>0</del> 1	011	4 7
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

Read 01000100 (Value: 5)

Read 11100010 (Value: 17)

Write 01110000 (Value: 7)

Read 10101010 (Value: 12)

Write 01101100 (Value: 2)

- 1. Write dirty line to memory.
- Load new value, set it to 2, mark it dirty (write).

Line	V	D	Tag	Data (4 Bytes)
0	1	0	111	17
1	1	0	<del>011</del> 010	9 5
2	θ 1	0	<del>101</del> 101	<del>15</del> 12
3	1	<del>1</del> 1	<del>001</del> 011	<del>8</del> 2
4	1	θ 1	011	4 7
5	0	0	111	6
6	0	0	101	32
7	1	0	110	3

### Question...

When might direct-mapped cache be a bad idea?

When two blocks we use a lot have the same index.

## The other extreme: fully associative

- + Any block can go in any cache line.
- + Reduces cache misses.

- Have to check every line for matching address.
- Need to store more bits of the address.
- Eviction decisions are harder.

### Compromise: set associative

- Each line can hold N blocks.
- Addresses are mapped to a line, but can go in any of that line's N blocks.

## Comparison: 1024 Lines

(For the same cache size, in bytes of data.)

#### **Direct-mapped**

1024 indices (10 bits)

Set #	V	D	Tag	Data (8 Bytes)
0				
1				
2				
3				
4				
508				
509				
510				
511				

#### 2-way set associative

512 sets (9 bits)

Tag is 1 bit larger.

V	D	Tag	Data (8 Bytes)

### 2-Way Set Associative


Tag (20 bits)	Set (9 bits)	Byte offset (3 bits)			
3941	4				

Same capacity as previous example: 1024 rows with 1 entry vs. 512 rows with 2 entries

S	Set#	V	D	Tag	Data (8 Bytes)	V	D	Tag	Data (8 Bytes)
	0								
	1								
	2								
	3								
L>	4	1	1	4063		1	0	3941	
	•••								
	508								
	509								
	510								
	511								


### 2-Way Set Associative


Tag (20 bits)	Set (9	bits)	Byte offset (3 bits)
3941	4		




Check all locations in the set, in parallel.

### 2-Way Set Associative





## 4-Way Set Associative Cache



### Eviction

- Mechanism is the same...
  - Overwrite bits in cache line: update tag, valid, data
- Policy: choose which line in the set to evict
  - Option 1: Pick a random line in set
  - Option 2: Choose an invalid line first
  - Option 3: Choose the least recently used block
    - Has exhibited the least locality, kick it out!
  - Option 4: first 2 then 3

## Least Recently Used (LRU)

• Intuition: if it hasn't been used in a while, we have no reason to believe it will be used soon.

Need extra state to keep track of LRU info.

Set#	LRU	V	D	Tag	Data (8 Bytes)	V	D	Tag	Data (8 Bytes)
0	0								
1	1								
2	1								
3	0								
4	1	1	1	4063		1	0	3941	
•••				•••				•••	

## Least Recently Used (LRU)

 Intuition: if it hasn't been used in a while, we have no reason to believe it will be used soon.

Need extra state to keep track of LRU info.

#### For perfect LRU info:

• 2-way: 1 bit

• 4-way: 8 bits

N-way: N \* log<sub>2</sub> N bits

Another reason why associativity often maxes out at 8 or 16.

These are metadata bits, not "useful" program data storage.

(Approximations make it not quite as bad.)

# How would the cache change if we performed the following memory operations? (2-way set)

Read 01000100 (Value: 5)

Read 11100010 (Value: 17)

Write 01100100 (Value: 7)

Read 01000110 (Value: 5)

Write 01100000 (Value: 2)

LRU of 0 means the left line in the set was least recently used. 1 means the right line was used least recently.

Set #	LRU	V	D	Tag	Data (4 Bytes)	V	D	Tag	Data (4 Bytes)
0	1	0	0	111	4	1	0	001	17
1	0	1	1	111	9	1	0	010	5
2								•••	
3									
4									
5									
6									
7									

### Cache Conscious Programming

 Knowing about caching and designing code around it can significantly effect performance

(ex) 2D array accesses

```
for(i=0; i < N; i++) {
  for(j=0; j < M; j++) {
    sum += arr[i][j];
}

A. is faster.

for(j=0; j < M; j++) {
    for(i=0; i < N; i++) {
        sum += arr[i][j];
    }

B. is faster.</pre>
```

Algorithmically, both O(N \* M).


Is one faster than the other?


C. Both would exhibit roughly equal performance.

### Cache Conscious Programming

The first nested loop is more efficient if the cache block size is larger than a single array bucket (for arrays of basic C types, it will be).

```
for(i=0; i < N; i++) {
  for(j=0; j < M; j++) {
    sum += arr[i][j];
} for(j=0; j < M; j++) {
    for(i=0; i < N; i++) {
       sum += arr[i][j];
    }
}</pre>
```





(ex) 1 miss every 4 buckets vs. 1 miss every bucket

### A caveat: Amdahl's Law

<u>Idea</u>: an optimization can improve total runtime at most by the fraction it contributes to total runtime

If program takes 100 secs to run, and you optimize a portion of the code that accounts for 2% of the runtime, the best your optimization can do is improve the runtime by 2 secs.

Amdahl's Law tells us to focus our optimization efforts on the code that matters:

Speed-up what is accounting for the largest portion of runtime to get the largest benefit. And, don't waste time on the small stuff.

"Premature optimization is the root of all evil." -Donald Knuth