# Gates and Circuits 

9/13/16

You're going to want scratch paper today ... borrow some if needed.

## The system stack



## How a Computer Runs a Program

## C Program

## Binary Program

Operating System
Computer Hardware

How C program is run on System:
How instructions \& data are encoded
OS Abstractions, Resource management
How underlying HW organized \& works

What we know so far:

- Much of the C programming language
- types, operators, arrays, parameter passing, some structs
- Binary encodings \& sizes for different C types
- char, unsigned char, int, unsigned int, ...
- How to perform binary operations (Add, Sub)


## Von Neumann Architecture

- A computer is a generic computing machine:
- Based on Alan Turing's Universal Turing Machine
- Stored program model: computer stores program rather than encoding it (feed in data and instructions)
- No distinction between data and instructions memory
- 5 parts connected by buses (wires):
- Memory, Control, Processing, Input, Output



## Memory

- Stores instructions and data.
- Addressable, like array indices.
- addr 0, 1, 2, ...
- Memory Address Register: address to read/write
- Memory Data Register: value to read/write



## Central Processing Unit (CPU)

- Processing Unit: executes instructions selected by the control unit
- ALU (arithmetic logic unit): simple functional units: ADD, SUB, AND...
- Registers: temporary storage directly accessible by instructions
- Control unit: determines the order in which instructions execute
- PC: program counter: address of next instruction
- IR: instruction register: holds current instruction
- clock-based control: clock signal+IR trigger state changes


## Input/Output

- Keyboard
- Files on the hard drive
- Network communication


| Input/Output |  |
| :---: | :---: |
|  |  |
|  | addr bus <br> cntrl bus <br> data bus |
|  |  |

## First Goal: Build a model of the CPU

Three main classifications of HW circuits:

1. ALU: implement arithmetic \& logic functionality (ex) adder to add two values together
2. Storage: to store binary values (ex) Register File: set of CPU registers, Also: main memory (RAM)
3. Control: support/coordinate instruction execution (ex) fetch the next instruction to execute

## Abstraction



## Abstraction



## Logic Gates

Input: Boolean value(s) (high and low voltages for 1 and 0) Output: Boolean value, the result of a Boolean function

And


Or


Not


| A | B | A | $\&$ | $B$ | A | \| | B |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 0 | 0 | 0 | $\sim A$ | $\sim$ |  |  |  |
| 0 | 1 | 0 |  | 1 | 1 |  |  |
| 1 | 0 | 0 |  | 1 | 0 |  |  |
| 1 | 1 | 1 | 1 | 0 |  |  |  |

## More Logic Gates

Note the circle on the output.
This means "negate it."


| A | B | A | NAND $B$ | A |
| :---: | :---: | :---: | :---: | :---: | NOR $B$

## Combinational Logic Circuits

- Build up higher level processor functionality from basic gates.


Outputs are Boolean functions of inputs.
Outputs continuously respond to changes to inputs.

## What does this circuit output?



|  |  | Clicker Choices |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | Y | Out $_{\text {A }}$ | Out ${ }_{\text {B }}$ | Out ${ }_{\text {c }}$ | Out ${ }_{\text {D }}$ | Out ${ }_{\text {E }}$ |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 |

## Build new gates

- Build-up XOR from basic gates (AND, OR, NOT)

| A | B | $\mathrm{A} \wedge$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

$Q:$ When is $A^{\wedge} B==1$ ?

$$
A \wedge B=(\sim A \& B) \mid(A \& \sim B)
$$

Which of these is an XOR circuit?


Draw an XOR circuit using AND, OR, and NOT gates.

I'll show you the clicker options after you've had some time.

## Which of these is an XOR circuit?



E : None of these is an XOR.

## Checking the XOR circuit

$$
A^{\wedge} B \quad==(\sim A \& B) \quad \mid \quad(A \& \sim B)
$$


$A: 0$ B:0 A^B: 0
$\mathrm{A}: 1 \mathrm{~B}: 0 \mathrm{~A} \wedge^{\wedge} \mathrm{B}: 1$
$\mathrm{A}: 0 \mathrm{~B}: 1 \mathrm{~A}^{\wedge} \mathrm{B}: 1$
A:1 B:1 A^B: 0

## Abstracting the XOR circuit

$$
A^{\wedge} B==(\sim A \& B) \quad \mid \quad(A \& \sim B)
$$



## First Goal: Build a model of the CPU

Three main classifications of HW circuits:

1. ALU: implement arithmetic \& logic functionality (ex) adder to add two values together
2. Storage: to store binary values
(ex) Register File: set of CPU registers
3. Control: support/coordinate instruction execution (ex) fetch the next instruction to execute

## HW Circuits

Logic Gates
Transistors

## Building an ALU via abstraction

## Step 1: zoom in

- Build circuits for each operation the ALU must perform
- Arithmetic
- Integer addition, subtraction, multiplication ...
- Floating point addition, subtraction, multiplication ...
- Logic
- Bitwise operations: AND, OR, ...
- Shifts: left, right, arithmetic

Step 2: zoom out

- Take each component circuit as given.
- Connect the components to memory and control circuits.


## Addition Circuits via abstraction

- We want to build an N -bit (e.g. 32-bit) adder.
- Step 1: design a 1-bit adder.
- Step 2: string N 1-bit adders together.


## 1-bit adder

Inputs: A, B
Outputs: sum, cout

Let's fill in the truth table.

| $A$ | $B$ | Sum $(A+B)$ | Cout |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Which of these circuits is a one-bit adder?

| $A$ | $B$ | Sum $(A+B)$ | Cout |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |



E: None of these

## What's missing?

- This circuit is called a half-adder.


| A | B | $\operatorname{Sum}(A+B)$ | Cout |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

- A one-bit full-adder takes a third input: cin.

$$
\begin{array}{r}
0011010 \\
+\quad 0001111
\end{array}
$$

## Which of these is a full-adder?

Hint: use abstraction. Start with two half-adders and connect them appropriately.

| A | B | Sum | Cout |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
|  | Half-Adder |  |  |


| Full-Adder |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| A | B | Cin | Sum | Cout |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

## Which of these is a full-adder?



# D: None of these. 



## N -bit adder (ripple-carry adder)



## 3-bit ripple-carry adder



## Arithmetic Logic Unit (ALU)

- One component that knows how to manipulate bits in multiple ways
- Addition
- Subtraction
- Multiplication / Division
- Bitwise AND, OR, NOT, etc.
- Built by combining components
- Take advantage of sharing HW when possible (e.g., subtraction using adder)


## Simple 3-bit ALU: Add and bitwise OR

3-bit inputs
$A$ and $B$ :


## Simple 3-bit ALU: Add and bitwise OR

3-bit inputs $A$ and $B$ :

Extra input: control signal to select Sum vs. OR


## Which of these circuits lets us select between two inputs?



## Multiplexor: Chooses an input value

Inputs: $2^{\mathrm{N}}$ data inputs, N signal bits
Output: is one of the $2^{\mathrm{N}}$ input values


- Control signal s , chooses the input for output
- When $s$ is 1 : choose $a$, when $s$ is 0 : choose $b$


## N-Way Multiplexor

Choose one of N inputs, need $\log _{2} \mathrm{~N}$ select bits


## Simple 3-bit ALU: Add and bitwise OR

3-bit inputs $A$ and $B$ :

Extra input: control signal to select Sum vs. OR


## 1. Build a subtraction circuit

- Start with a 4-bit addition circuit.
- Create a 4-bit subtraction circuit.

2. Build an ALU that does + and -

- Use one 4-bit adder circuit.
- This adder should be used to perform addition and subtraction.
- Add control circuitry (a multiplexor) to determine which operation gets performed.

